Author of the publication

ILP-Based Identification of Redundant Logic Insertions for Opportunistic Yield Improvement during Early Process Learning.

, , and . ICCD, page 269-272. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Revisiting 3DIC benefit with multiple tiers., , and . Integr., (2017)3DIC benefit estimation and implementation guidance from 2DIC implementation., , , , and . DAC, page 30:1-30:6. ACM, (2015)ITRS 2.0: Toward a re-framing of the Semiconductor Technology Roadmap., , , , and . ICCD, page 139-146. IEEE Computer Society, (2014)Learning-based prediction of embedded memory timing failures during initial floorplan design., , , , and . ASP-DAC, page 178-185. IEEE, (2016)BEOL stack-aware routability prediction from placement using data mining techniques., , , , and . ICCD, page 41-48. IEEE Computer Society, (2016)Statistical analysis and modeling for error composition in approximate computation circuits., , , , and . ICCD, page 47-53. IEEE Computer Society, (2013)On Aging-Aware Signoff for Circuits With Adaptive Voltage Scaling., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (10): 2920-2930 (2014)Methodology for electromigration signoff in the presence of adaptive voltage scaling., , and . SLIP, page 6:1-6:7. IEEE Computer Society, (2014)ILP-Based Identification of Redundant Logic Insertions for Opportunistic Yield Improvement during Early Process Learning., , and . ICCD, page 269-272. IEEE Computer Society, (2017)Impact of adaptive voltage scaling on aging-aware signoff., , and . DATE, page 1683-1688. EDA Consortium San Jose, CA, USA / ACM DL, (2013)