Author of the publication

Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors.

, , , , and . ACM Trans. Embed. Comput. Syst., 13 (4): 79:1-79:25 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Avoiding Data Inconsistency in Energy Harvesting Powered Embedded Systems., , , , , and . ACM Trans. Design Autom. Electr. Syst., 23 (3): 38:1-38:25 (2018)Sleep-aware variable partitioning for energy-efficient hybrid PRAM and DRAM main memory., , , and . ISLPED, page 75-80. ACM, (2014)A Hardware-Accelerated Solution for Hierarchical Index-Based Merge-Join., , , , , and . IEEE Trans. Knowl. Data Eng., 31 (1): 91-104 (2019)Software enabled wear-leveling for hybrid PCM main memory on embedded systems., , , , and . DATE, page 599-602. EDA Consortium San Jose, CA, USA / ACM DL, (2013)WUCC: Joint WCET and Update Conscious Compilation for cyber-physical systems., , and . ASP-DAC, page 65-70. IEEE, (2013)Computation and data transfer co-scheduling for interconnection bus minimization., , , and . ASP-DAC, page 311-316. IEEE, (2009)Optimizing Address Assignment and Scheduling for DSPs With Multiple Functional Units., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (9): 976-980 (2006)Iterational retiming with partitioning: Loop scheduling with complete memory latency hiding., , , and . ACM Trans. Embed. Comput. Syst., 9 (3): 22:1-22:26 (2010)Balanced loop retiming to effectively architect STT-RAM-based hybrid cache for VLIW processors., , , , , , and . SAC, page 1710-1716. ACM, (2016)Introduction to the Special Issue on NVM and Storage., and . ACM Trans. Storage, 14 (1): 2:1-2:2 (2018)