( en | de | ru )

 

Disambiguation of "Kawamura, Kazushi"

Author of the publication

copydeleteadd this publication to your clipboard
A Hybrid Integer Encoding Method for Obtaining High-Quality Solutions of Quadratic Knapsack Problems on Solid-State Annealers.

, , , , , , and . IEICE Trans. Inf. Syst., 105-D (12): 2019-2031 (December 2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hiroki Kawamura

Hiroshi Kawamura

Katsutoshi Kawamura

Eisuke Kawamura

Eiko Kawamura

 

Other publications of authors with the same name

Partial Search in a Frozen Network is Enough to Find a Strong Lottery Ticket., , , , , , , , and . CoRR, (2024)FPGA-based Heterogeneous Solver for Three-Dimensional Routing., , , , , and . ASP-DAC, page 11-12. IEEE, (2020)Amorphica: 4-Replica 512 Fully Connected Spin 336MHz Metamorphic Annealer with Programmable Optimization Strategy and Compressed-Spin-Transfer Multi-Chip Extension., , , , , , , , , and 2 other author(s). ISSCC, page 42-43. IEEE, (2023)Mapping Constrained Slot-Placement Problems to Ising Models and its Evaluations by an Ising Machine., , , , , , and . ICCE-Berlin, page 221-226. IEEE, (2019)Bi-Partitioning Based Multiplexer Network for Field-Data Extractors., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 99-A (7): 1410-1414 (2016)A selector-based FFT processor and its FPGA implementation., , , and . ISOCC, page 88-89. IEEE, (2017)An H∞ controller design based on the butterworth filter conversion., , , and . ASCC, page 1-6. IEEE, (2015)Edge Inference Engine for Deep & Random Sparse Neural Networks with 4-bit Cartesian-Product MAC Array and Pipelined Activation Aligner., , , , , , and . HCS, page 1-21. IEEE, (2021)A Hybrid Integer Encoding Method for Obtaining High-Quality Solutions of Quadratic Knapsack Problems on Solid-State Annealers., , , , , , and . IEICE Trans. Inf. Syst., 105-D (12): 2019-2031 (December 2022)A Highly Accurate and Parallel Vision MLP FPGA Accelerator based on FP7/8 SIMD Operations., , , , , , and . MCSoC, page 478-485. IEEE, (2023)