( en | de | ru )

 

Disambiguation of "Yue, Zhiheng"

Author of the publication

copydeleteadd this publication to your clipboard
STAR: An STGCN ARchitecture for Skeleton-Based Human Action Recognition.

, , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (6): 2370-2383 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Zhiheng He

Zhiheng Liu

Zhiheng Huang

Haidi Yue

Chaofang Yue

 

Other publications of authors with the same name

15.1 A 0.795fJ/bit Physically-Unclonable Function-Protected TCAM for a Software-Defined Networking Switch., , , , , , , and . ISSCC, page 276-278. IEEE, (2024)A Systolic Computing-in-Memory Array based Accelerator with Predictive Early Activation for Spatiotemporal Convolutions., , , , , , and . AICAS, page 1-5. IEEE, (2023)CV-CIM: A 28nm XOR-Derived Similarity-Aware Computation-in-Memory for Cost-Volume Construction., , , , , , , , , and . ISSCC, page 138-139. IEEE, (2023)STAR: An STGCN ARchitecture for Skeleton-Based Human Action Recognition., , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (6): 2370-2383 (2023)MC-CIM: a reconfigurable computation-in-memory for efficient stereo matching cost computation., , , , and . DAC, page 457-462. ACM, (2022)BR-CIM: An Efficient Binary Representation Computation-In-Memory Design., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (10): 3940-3953 (2022)TT@CIM: A Tensor-Train In-Memory-Computing Processor Using Bit-Level-Sparsity Optimization and Variable Precision Quantization., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 58 (3): 852-866 (March 2023)A 28nm 77.35TOPS/W Similar Vectors Traceable Transformer Processor with Principal-Component-Prior Speculating and Dynamic Bit-wise Stationary Computing., , , , , , , , , and 1 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)34.1 A 28nm 83.23TFLOPS/W POSIT-Based Compute-in-Memory Macro for High-Accuracy AI Applications., , , , , , , , , and . ISSCC, page 566-568. IEEE, (2024)20.2 A 28nm 74.34TFLOPS/W BF16 Heterogenous CIM-Based Accelerator Exploiting Denoising-Similarity for Diffusion Models., , , , , , , , , and 2 other author(s). ISSCC, page 362-364. IEEE, (2024)