Author of the publication

Hardware-Based Generation of Independent Subtraces of Instructions in Clustered Processors.

, , , , and . IEEE Trans. Computers, 62 (5): 944-955 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

RACFP: a training tool to work with floating-point representation, algorithms, and circuits in undergraduate courses., , , and . IEEE Trans. Educ., 49 (3): 321-331 (2006)Power-aware scheduling with effective task migration for real-time multicore embedded systems., , , , and . Concurr. Comput. Pract. Exp., 25 (14): 1987-2001 (2013)Key factors in web latency savings in an experimental prefetching system., , , and . J. Intell. Inf. Syst., 39 (1): 187-207 (2012)A cost-effective heuristic to schedule local and remote memory in cluster computers., , , , and . J. Supercomput., 59 (3): 1533-1551 (2012)Bandwidth-Aware Dynamic Prefetch Configuration for IBM POWER8., , , , and . IEEE Trans. Parallel Distributed Syst., 31 (8): 1970-1982 (2020)Cache-Hierarchy Contention-Aware Scheduling in CMPs., , , and . IEEE Trans. Parallel Distributed Syst., 25 (3): 581-590 (2014)A Hardware Approach to Fairly Balance the Inter-Thread Interference in Shared Caches., , , and . IEEE Trans. Parallel Distributed Syst., 28 (11): 3021-3032 (2017)LIDE: a simulation environment for shared virtual memory systems., , , and . SIGARCH Comput. Archit. News, 28 (4): 11-18 (2000)Surfing the Web Using Browser Interface Facilities: A Performance Evaluation Approach., , , and . J. Web Eng., 14 (1&2): 3-21 (2015)An efficient cache flat storage organization for multithreaded workloads for low power processors., , , and . Future Gener. Comput. Syst., (2020)