Author of the publication

LIDE: a simulation environment for shared virtual memory systems.

, , , and . SIGARCH Comput. Archit. News, 28 (4): 11-18 (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Paired ROBs: A Cost-Effective Reorder Buffer Sharing Strategy for SMT Processors., , , and . Euro-Par, volume 5704 of Lecture Notes in Computer Science, page 309-320. Springer, (2009)FOS: a low-power cache organization for multicores., , , and . J. Supercomput., 75 (10): 6542-6573 (2019)A research-oriented course on Advanced Multicore Architecture: Contents and active learning methodologies., , , and . J. Parallel Distributed Comput., (2017)Hardware-Based Generation of Independent Subtraces of Instructions in Clustered Processors., , , , and . IEEE Trans. Computers, 62 (5): 944-955 (2013)Addressing a workload characterization study to the design of consistency protocols., , , and . J. Supercomput., 38 (1): 49-72 (2006)A dynamic execution time estimation model to save energy in heterogeneous multicores running periodic tasks., , , , and . Future Gener. Comput. Syst., (2016)A Sequentially Consistent Multiprocessor Architecture for Out-of-Order Retirement of Instructions., , , , and . IEEE Trans. Parallel Distributed Syst., 23 (8): 1361-1368 (2012)Power Reduction In Advanced Embedded IPC Processors., , , , and . Intell. Autom. Soft Comput., 15 (3): 495-507 (2009)Thread-to-Core Allocation in ARM Processors Building Synergistic Pairs., , , , and . PACT, page 335-336. IEEE, (2023)Addressing Fairness in SMT Multicores with a Progress-Aware Scheduler., , , and . IPDPS, page 187-196. IEEE Computer Society, (2015)