Author of the publication

A Novel TOPSIS-Based Test Vector Compaction Technique for Analog Fault Detection.

, , , and . J. Electron. Test., 28 (4): 535-540 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A New Optimal Test Node Selection Method for Analog Circuit., , , and . J. Electron. Test., 28 (3): 279-290 (2012)Remaining Useful Life Prediction of Lithium-Ion Batteries Using Neural Network and Bat-Based Particle Filter., , , and . IEEE Access, (2019)Medical image fusion using discrete fractional wavelet transform., , and . Biomed. Signal Process. Control., (2016)Research on the Online Evaluation Approach for the Digital Evolvable Hardware., , , and . ICES, volume 4684 of Lecture Notes in Computer Science, page 57-66. Springer, (2007)Online state-of-health estimation of lithium-ion battery based on relevance vector machine with dynamic integration., , , , , and . Appl. Soft Comput., (2022)Image Denoising Method for Unknown Noise Based on 2-D FWT with Optimal Fractional Order., , and . J. Comput., 9 (2): 412-419 (2014)A Novel TOPSIS-Based Test Vector Compaction Technique for Analog Fault Detection., , , and . J. Electron. Test., 28 (4): 535-540 (2012)Design on Operator-Based Reconfigurable Hardware Architecture and Cell Circuit., , , and . ICES, volume 4684 of Lecture Notes in Computer Science, page 140-150. Springer, (2007)Research on Fault-Tolerance of Analog Circuits Based on Evolvable Hardware., , , and . ICES, volume 4684 of Lecture Notes in Computer Science, page 100-108. Springer, (2007)The Architecture and Circuital Implementation Scheme of a New Cell Neural Network for Analog Signal Processing., , and . J. Univers. Comput. Sci., 13 (9): 1344-1353 (2007)