( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Power- and Area-Optimized High-Level Synthesis Implementation of a Digital Down Converter for Software-Defined Radio Applications.

, , и . Circuits Syst. Signal Process., 40 (6): 2883-2894 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Abhijit Basu

Abhijit Majumdar

Abhijit Bose

Abhijit Basu

Abhijit Sarkar

 

Другие публикации лиц с тем же именем

A Novel Edge-Map Creation Approach for Highly Accurate Pupil Localization in Unconstrained Infrared Iris Images., , и . J. Electr. Comput. Eng., (2016)Speed optimal FPGA implementation of the encryption algorithms for telecom applications., , и . Microprocess. Microsystems, (2020)Iris based biometric identification system., и . ICAILP, стр. 260-265. IEEE, (2014)High-speed and area-efficient Sobel edge detector on field-programmable gate array for artificial intelligence and machine learning applications., , и . Comput. Intell., 37 (3): 1056-1067 (2021)Design of a Static Current Simulator Using Device Matrix Approach., и . ISED, стр. 193-197. IEEE, (2012)Real time FPGA implementation of a high speed and area optimized Harris corner detection algorithm., , и . Microprocess. Microsystems, (2021)Hardware Accelerators for Iris Localization., , и . J. Signal Process. Syst., 90 (4): 655-671 (2018)An improved high speed fully pipelined 500 MHz 8×8 baugh wooley multiplier design using 0.6 μm CMOS TSPC logic design style., и . ICIIS, стр. 1-6. IEEE, (2008)Selection of Optimum Device Size and Trans-Conductance Ratio for High Speed Digital CMOS Inverter Design for a Given Fanout Load., , и . ICETET, стр. 121-124. IEEE Computer Society, (2009)Power- and Area-Optimized High-Level Synthesis Implementation of a Digital Down Converter for Software-Defined Radio Applications., , и . Circuits Syst. Signal Process., 40 (6): 2883-2894 (2021)