Inproceedings,
CHIMERA: A 0.92 TOPS, 2.2 TOPS/W Edge AI Accelerator with 2 MByte On-Chip Foundry Resistive RAM for Efficient Training and Inference.
M. Giordano, K. Prabhu, K. Koul, R. Radway, A. Gural, R. Doshi, Z. Khan, J. Kustin, T. Liu, G. Lopes, V. Turbiner, W. Khwa, Y. Chih, M. Chang, G. Lallement, B. Murmann, S. Mitra, and P. Raina.VLSI Circuits, page 1-2. IEEE, (2021)
Meta data
- BibTeX key
- conf/vlsic/GiordanoPKRGDKK21
- entry type
- inproceedings
- booktitle
- VLSI Circuits
- year
- 2021
- pages
- 1-2
- publisher
- IEEE
- crossref
- conf/vlsic/2021
- ee
- https://doi.org/10.23919/VLSICircuits52068.2021.9492347
- isbn
- 978-4-86348-780-2
- url
- http://dblp.uni-trier.de/db/conf/vlsic/vlsic2021.html#GiordanoPKRGDKK21
Tags
Users
Comments and Reviewsshow / hide
Cite this publication
More citation styles
- please select -%0 Conference Paper
%1 conf/vlsic/GiordanoPKRGDKK21
%A Giordano, Massimo
%A Prabhu, Kartik
%A Koul, Kalhan
%A Radway, Robert M.
%A Gural, Albert
%A Doshi, Rohan
%A Khan, Zainab F.
%A Kustin, John W.
%A Liu, Timothy
%A Lopes, Gregorio B.
%A Turbiner, Victor
%A Khwa, Win-San
%A Chih, Yu-Der
%A Chang, Meng-Fan
%A Lallement, Guénolé
%A Murmann, Boris
%A Mitra, Subhasish
%A Raina, Priyanka
%B VLSI Circuits
%D 2021
%I IEEE
%K dblp
%P 1-2
%T CHIMERA: A 0.92 TOPS, 2.2 TOPS/W Edge AI Accelerator with 2 MByte On-Chip Foundry Resistive RAM for Efficient Training and Inference.
%U http://dblp.uni-trier.de/db/conf/vlsic/vlsic2021.html#GiordanoPKRGDKK21
%@ 978-4-86348-780-2
@inproceedings{conf/vlsic/GiordanoPKRGDKK21,
added-at = {2022-04-01T00:00:00.000+0200},
author = {Giordano, Massimo and Prabhu, Kartik and Koul, Kalhan and Radway, Robert M. and Gural, Albert and Doshi, Rohan and Khan, Zainab F. and Kustin, John W. and Liu, Timothy and Lopes, Gregorio B. and Turbiner, Victor and Khwa, Win-San and Chih, Yu-Der and Chang, Meng-Fan and Lallement, Guénolé and Murmann, Boris and Mitra, Subhasish and Raina, Priyanka},
biburl = {https://www.bibsonomy.org/bibtex/2865d8ee0f08a91ffefdc708f910829b0/dblp},
booktitle = {VLSI Circuits},
crossref = {conf/vlsic/2021},
ee = {https://doi.org/10.23919/VLSICircuits52068.2021.9492347},
interhash = {706e00778a8181eabc9da72dcd0253f2},
intrahash = {865d8ee0f08a91ffefdc708f910829b0},
isbn = {978-4-86348-780-2},
keywords = {dblp},
pages = {1-2},
publisher = {IEEE},
timestamp = {2024-04-09T21:13:43.000+0200},
title = {CHIMERA: A 0.92 TOPS, 2.2 TOPS/W Edge AI Accelerator with 2 MByte On-Chip Foundry Resistive RAM for Efficient Training and Inference.},
url = {http://dblp.uni-trier.de/db/conf/vlsic/vlsic2021.html#GiordanoPKRGDKK21},
year = 2021
}