Inproceedings,

18.2 A 1.2V 20nm 307GB/s HBM DRAM with at-speed wafer-level I/O test scheme and adaptive refresh considering temperature distribution.

, , , , , , , , , , , , , , , , , , , , and .
ISSCC, page 316-317. IEEE, (2016)

Meta data

Tags

Users

  • @dblp

Comments and Reviews