Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Journal Article
%1 journals/jssc/HamzaogluZWABCN09
%A Hamzaoglu, Fatih
%A Zhang, Kevin
%A Wang, Yih
%A Ahn, Hong Jo
%A Bhattacharya, Uddalak
%A Chen, Zhanping
%A Ng, Yong-Gee
%A Pavlov, Andrei
%A Smits, Ken
%A Bohr, Mark
%D 2009
%J IEEE J. Solid State Circuits
%K dblp
%N 1
%P 148-154
%T A 3.8 GHz 153 Mb SRAM Design With Dynamic Stability Enhancement and Leakage Reduction in 45 nm High-k Metal Gate CMOS Technology.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc44.html#HamzaogluZWABCN09
%V 44
@article{journals/jssc/HamzaogluZWABCN09,
added-at = {2021-10-14T00:00:00.000+0200},
author = {Hamzaoglu, Fatih and Zhang, Kevin and Wang, Yih and Ahn, Hong Jo and Bhattacharya, Uddalak and Chen, Zhanping and Ng, Yong-Gee and Pavlov, Andrei and Smits, Ken and Bohr, Mark},
biburl = {https://www.bibsonomy.org/bibtex/20e2a837c0936ff2415a7bb13a8d9102e/dblp},
ee = {https://doi.org/10.1109/JSSC.2008.2007151},
interhash = {b527b872cdf3fbf0bc429d240104e63d},
intrahash = {0e2a837c0936ff2415a7bb13a8d9102e},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 1,
pages = {148-154},
timestamp = {2024-04-08T10:43:07.000+0200},
title = {A 3.8 GHz 153 Mb SRAM Design With Dynamic Stability Enhancement and Leakage Reduction in 45 nm High-k Metal Gate CMOS Technology.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc44.html#HamzaogluZWABCN09},
volume = 44,
year = 2009
}