Article,

472MHz throughput asynchronous FIFO design on a Virtex-5 FPGA device.

, , , and .
IEICE Electron. Express, 8 (9): 676-683 (2011)

Meta data

Tags

Users

  • @dblp

Comments and Reviews