( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
472MHz throughput asynchronous FIFO design on a Virtex-5 FPGA device.

, , , и . IEICE Electron. Express, 8 (9): 676-683 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Seong-Hoon Oh

Christina Hoon

Mrinalini Hoon

Bernhardine Hoon

Hoon Jo

 

Другие публикации лиц с тем же именем

Appropriate Synchronization Time Allocation for Distributed Heterogeneous Parallel Computing Systems., , и . KSII Trans. Internet Inf. Syst., 13 (11): 5446-5463 (2019)Verification of Interconnect RTL Code for Memory-Centric Computing using UVM., , и . ICEIC, стр. 1-4. IEEE, (2021)PCIe Bridge Hardware for Gen-Z Memory System., , , и . ICEIC, стр. 1-3. IEEE, (2021)472MHz throughput asynchronous FIFO design on a Virtex-5 FPGA device., , , и . IEICE Electron. Express, 8 (9): 676-683 (2011)Low Static Powered Asynchronous Data Transfer for GALS System., и . IEICE Trans. Inf. Syst., 91-D (4): 1189-1192 (2008)Low Delay-Power Product Current-Mode Multiple Valued Logic for Delay-Insensitive Data Transfer Mechanism., и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 88-A (5): 1379-1383 (2005)A Novel Mechanism for Delay-Insensitive Data Transfer Based on Current-Mode Multiple Valued Logic., и . PATMOS, том 3254 из Lecture Notes in Computer Science, стр. 691-700. Springer, (2004)Design of a clockless MSP430 core using mixed asynchronous design flow., , , , и . IEICE Electron. Express, 14 (8): 20170162 (2017)Functional unit duplication for reducing dynamic power., , , , , и . IEICE Electron. Express, 7 (2): 98-104 (2010)Fine-grained power gating of datapath using FSM., , , и . NESEA, стр. 1-5. IEEE Computer Society, (2011)