Author of the publication

472MHz throughput asynchronous FIFO design on a Virtex-5 FPGA device.

, , , and . IEICE Electron. Express, 8 (9): 676-683 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Software based ultrasound B-mode/beamforming optimization on GPU and its performance prediction., and . HiPC, page 1-10. IEEE Computer Society, (2014)Automatic Process-Oriented Control Circuit Generation for Asynchronous High-Level Synthesis., , and . ASYNC, page 104-113. IEEE Computer Society, (2000)Procedural Constraints in the Extended RBAC and the Coloured Petri Net Modeling., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 88-A (1): 327-330 (2005)Embedding High-Performance Synchronous Routers to Asynchronous Network on Chip., and . CDES, page 124-128. CSREA Press, (2008)472MHz throughput asynchronous FIFO design on a Virtex-5 FPGA device., , , and . IEICE Electron. Express, 8 (9): 676-683 (2011)Sleep Stage Classification for Inter-institutional Transfer Learning., , , , and . ICTC, page 1797-1800. IEEE, (2021)Entropy-Based Model Generalization for Sleep Stage Classification., , , , and . ICTC, page 2213-2216. IEEE, (2022)Data Deduplication System for Supporting Multi-mode., , , , and . ACIIDS (1), volume 6591 of Lecture Notes in Computer Science, page 78-87. Springer, (2011)High performance asynchronous on-chip bus with multiple issue and out-of-order/in-order completion., , , , , and . ACM Great Lakes Symposium on VLSI, page 152-155. ACM, (2005)Domain generalization for semantic segmentation: a survey., , , , and . Artif. Intell. Rev., 57 (9): 247 (September 2024)