@dblp

A dc I-V model for short-channel polygonal enclosed-layout transistors.

, , , and . Int. J. Circuit Theory Appl., 37 (2): 163-177 (2009)

Links and resources

Tags