Inproceedings,

13.8 A 1a-nm 1.05V 10.5Gb/s/pin 16Gb LPDDR5 Turbo DRAM with WCK Correction Strategy, a Voltage-Offset-Calibrated Receiver and Parasitic Capacitance Reduction.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , and .
ISSCC, page 246-248. IEEE, (2024)

Meta data

Tags

Users

  • @dblp

Comments and Reviews