Author of the publication

13.8 A 1a-nm 1.05V 10.5Gb/s/pin 16Gb LPDDR5 Turbo DRAM with WCK Correction Strategy, a Voltage-Offset-Calibrated Receiver and Parasitic Capacitance Reduction.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . ISSCC, page 246-248. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High-resolution and wide-dynamic range time-to-digital converter with a multi-phase cyclic Vernier delay line., , , , , , , and . ESSCIRC, page 311-314. IEEE, (2013)A 0.13pJ/bit, referenceless transceiver with clock edge modulation for a wired intra-BAN communication., , , , and . ISLPED, page 1-6. IEEE, (2017)A 1.74mW/GHz 0.11-2.5GHz fast-locking, jitter-reducing, 180° phase-shift digital DLL with a window phase detector for LPDDR4 memory controllers., , , , , , , , and . A-SSCC, page 1-4. IEEE, (2015)A 3.2 Gb/s 16-Channel Transmitter for Intra-Panel Interfaces, With Independently Controllable Output Swing, Common-Mode Voltage, and Equalization., , , , and . IEEE Access, (2018)An 8Gb/s adaptive DFE with level calibration using training data pattern for mobile DRAM interface., , , , , and . ISOCC, page 286-287. IEEE, (2017)13.8 A 1a-nm 1.05V 10.5Gb/s/pin 16Gb LPDDR5 Turbo DRAM with WCK Correction Strategy, a Voltage-Offset-Calibrated Receiver and Parasitic Capacitance Reduction., , , , , , , , , and 20 other author(s). ISSCC, page 246-248. IEEE, (2024)A 9Gb/s Wide Output Range Transmitter With 2D Binary-Segmented Driver and Dual-Loop Calibration for Intra-Panel Interfaces., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (9): 1589-1593 (2020)