Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Incorporating Yield Enhancement into the Floorplanning Process., and . IEEE Trans. Computers, 49 (6): 532-541 (2000)Discrete and Continuous Models for the Performance of Reconfigurable Multistage Systems., and . IEEE Trans. Computers, 40 (9): 1024-1033 (1991)Using Simulated Annealing for Mapping Algorithms onto Data Driven Arrays., and . ICPP (1), page 123-127. CRC Press, (1991)Effective analytical delay model for transistor sizing., and . ASP-DAC, page 387-392. ACM Press, (2005)On the effect of floorplanning on the yield of large area integrated circuits., and . IEEE Trans. Very Large Scale Integr. Syst., 5 (1): 3-14 (1997)Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard., , , , and . IEEE Trans. Computers, 52 (4): 492-505 (2003)Identification of in-field defect development in digital image sensors., , , , , and . Digital Photography, volume 6502 of SPIE Proceedings, page 65020Y. SPIE, (2007)The Effect of Wire Length Minimization on Yield., , and . DFT, page 97-105. IEEE Computer Society, (1994)Countermeasures against Branch Target Buffer Attacks., , , and . FDTC, page 75-79. IEEE Computer Society, (2007)Countermeasures against fault attacks on software implemented AES: effectiveness and cost., , , , and . WESS, page 7. ACM, (2010)