( en | de | ru )

 

Disambiguation of "Kuppannagari, Sanmukh R."

Author of the publication

copydeleteadd this publication to your clipboard
A High Throughput Parallel Hash Table on FPGA using XOR-based Memory.

, , , , and . HPEC, page 1-7. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

R Chaudhury

R Bässler

R Giese

R Sailer

R Oppelt

 

Other publications of authors with the same name

Bandwidth Efficient Homomorphic Encrypted Matrix Vector Multiplication Accelerator on FPGA., , , and . FPT, page 1-9. IEEE, (2022)NTTGen: a framework for generating low latency NTT implementations on FPGA., , , and . CF, page 30-39. ACM, (2022)How to Avoid Zero-Spacing in Fractionally-Strided Convolution? A Hardware-Algorithm Co-Design Methodology., , , and . HiPC, page 81-90. IEEE, (2021)A High Throughput Parallel Hash Table on FPGA using XOR-based Memory., , , , and . HPEC, page 1-7. IEEE, (2020)Input Feature Pruning for Accelerating GNN Inference on Heterogeneous Platforms., , , and . HIPC, page 282-291. IEEE, (2022)FGYM: Toolkit for Benchmarking FPGA based Reinforcement Learning Algorithms., , , and . FPL, page 404. IEEE, (2021)Leveraging Spatial Information in Smart Grids using STGCN for Short-Term Load Forecasting., , , and . IC3, page 159-167. ACM, (2021)FPGA Acceleration of Number Theoretic Transform., , , , and . ISC, volume 12728 of Lecture Notes in Computer Science, page 98-117. Springer, (2021)Performance Modeling and FPGA Acceleration of Homomorphic Encrypted Convolution., , , and . FPL, page 115-121. IEEE, (2021)BRAC+: Improved Behavior Regularized Actor Critic for Offline Reinforcement Learning., , and . ACML, volume 157 of Proceedings of Machine Learning Research, page 204-219. PMLR, (2021)