( en | de | ru )

 

Disambiguation of "Tabrizchi, Sepehr"

Author of the publication

copydeleteadd this publication to your clipboard
Novel CNFET ternary circuit techniques for high-performance and energy-efficient design.

, , , and . IET Circuits Devices Syst., 13 (2): 193-202 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sepehr Meshkinfamfard

Philipp Sepehr

Sepehr Samandari

Mohammad-Hassan Sepehr

Semira Sepehr-Rezai

 

Other publications of authors with the same name

Comparative Study of Low Bit-width DNN Accelerators: Opportunities and Challenges., , , , and . MWSCAS, page 797-800. IEEE, (2023)P-PIM: A Parallel Processing-in-DRAM Framework Enabling Row Hammer Protection., , , , and . DATE, page 1-6. IEEE, (2023)TizBin: A Low-Power Image Sensor with Event and Object Detection Using Efficient Processing-in-Pixel Schemes., , and . ICCD, page 770-777. IEEE, (2022)Novel CNFET ternary circuit techniques for high-performance and energy-efficient design., , , and . IET Circuits Devices Syst., 13 (2): 193-202 (2019)DIAC: Design Exploration of Intermittent-Aware Computing Realizing Batteryless Systems., , and . CoRR, (2023)Deep Mapper: A Multi-Channel Single-Cycle Near-Sensor DNN Accelerator., , , , , , and . ICRC, page 1-5. IEEE, (2023)OISA: Architecting an Optical In-Sensor Accelerator for Efficient Visual Computing., , , , , , and . DATE, page 1-6. IEEE, (2024)SenTer: A Reconfigurable Processing-in-Sensor Architecture Enabling Efficient Ternary MLP., , , and . ACM Great Lakes Symposium on VLSI, page 497-502. ACM, (2023)OISA: Architecting an Optical In-Sensor Accelerator for Efficient Visual Computing., , , , , , and . CoRR, (2023)Design and Evaluation of a Robust Power-Efficient Ternary SRAM Cell., , and . MWSCAS, page 1-4. IEEE, (2022)