Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design and Verification of New n-Bit Quantum-Dot Synchronous Counters Using Majority Function-Based JK Flip-Flops., , , , and . J. Circuits Syst. Comput., 24 (10): 1550153:1-1550153:17 (2015)DIAC: Design Exploration of Intermittent-Aware Computing Realizing Batteryless Systems., , and . CoRR, (2023)A Near-Sensor Processing Accelerator for Approximate Local Binary Pattern Networks., , , and . CoRR, (2022)SHIELDeNN: Online Accelerated Framework for Fault-Tolerant Deep Neural Network Architectures., , , , , and . DAC, page 1-6. IEEE, (2020)Synthesis of normally-off boolean circuits: An evolutionary optimization approach utilizing spintronic devices., , and . ISQED, page 49-54. IEEE, (2018)Heterogeneous energy-sparing reconfigurable logic: spin-based storage and CNFET-based multiplexing., , , and . IET Circuits Devices Syst., 11 (3): 274-279 (2017)Enabling Efficient Training of Convolutional Neural Networks for Histopathology Images., , and . ICIAP Workshops (1), volume 13373 of Lecture Notes in Computer Science, page 533-544. Springer, (2022)Deep Mapper: A Multi-Channel Single-Cycle Near-Sensor DNN Accelerator., , , , , , and . ICRC, page 1-5. IEEE, (2023)Efficient Targeted Bit-Flip Attack Against the Local Binary Pattern Network., and . HOST, page 89-92. IEEE, (2022)Scalable Adaptive Spintronic Reconfigurable Logic Using Area-Matched MTJ Design., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (7): 678-682 (2016)