( en | de | ru )

 

Disambiguation of "Saha, Anindya"

Author of the publication

copydeleteadd this publication to your clipboard
An eight channel analog-FFT based 450MS/s hybrid filter bank ADC with improved SNDR for multi-band signals in 40nm CMOS.

, , , , , and . CICC, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Janapriya Saha

Susanne Saha

Sankalita Saha

Joyanta Saha

Barna Saha

 

Other publications of authors with the same name

SoC Design Methodology: A Practical Approach., , and . VLSI Design, page 10-11. IEEE Computer Society, (2005)Performance Evaluation of 5G MBS for Terrestrial Broadcasting Scenarios., , , , , , , and . BMSB, page 1-4. IEEE, (2023)A Survey on Multicast Broadcast Services in 5G and Beyond., , , , , , and . NCC, page 344-349. IEEE, (2022)A Framework for Design of Portable and Scalable Physical Layer in O- RAN., , , and . COMSNETS, page 1112-1115. IEEE, (2024)Evaluation of ATSC 3.0 and 3GPP Rel-17 5G Broadcasting Systems for Mobile Handheld Applications., , , , , , , , , and 5 other author(s). IEEE Trans. Broadcast., 69 (2): 338-356 (June 2023)A Collaborative RAN Approach for Handling Multicast-Broadcast Traffic in 5GS., , , , , and . 5G World Forum, page 92-97. IEEE, (2020)A 100MS/s 9-bit Companding SAR ADC with On-Chip Input Driver in 65nm CMOS for Multi-Carrier Communications., , and . MWSCAS, page 174-177. IEEE, (2018)An eight channel analog-FFT based 450MS/s hybrid filter bank ADC with improved SNDR for multi-band signals in 40nm CMOS., , , , , and . CICC, page 1-4. IEEE, (2015)Adaptive Modification of Fading Channel Models for Terrestrial SFN Environments., , , , , , , , , and 2 other author(s). BMSB, page 1-6. IEEE, (2023)A throughput-agnostic 11.9-13.6GOPS/mW multi-signal classification SoC for cognitive radios in 40nm CMOS., , , , , , and . VLSIC, page 150-. IEEE, (2015)