Author of the publication

An eight channel analog-FFT based 450MS/s hybrid filter bank ADC with improved SNDR for multi-band signals in 40nm CMOS.

, , , , , and . CICC, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 500MHz blind classification processor for cognitive radios in 40nm CMOS., , and . VLSIC, page 1-2. IEEE, (2014)5.5 A 2µW 40mVpp linear-input-range chopper- stabilized bio-signal amplifier with boosted input impedance of 300MΩ and electrode-offset filtering., and . ISSCC, page 96-97. IEEE, (2016)Session 13 overview: Machine learning and signal processing: Digital architectures and systems subcommittee., , and . ISSCC, page 214-215. IEEE, (2018)A Multi-Core Sphere Decoder VLSI Architecture for MIMO Communications., and . GLOBECOM, page 3297-3301. IEEE, (2008)ASIC Design and Verification in an FPGA Environment., , , , , and . CICC, page 737-740. IEEE, (2007)Power and Area Efficient VLSI Architectures for Communication Signal Processing., , and . ICC, page 3223-3228. IEEE, (2006)Resolution issues in soundfield imaging: A multiresolution approach to multiple source localization., , , and . WASPAA, page 1-5. IEEE, (2015)Analysis and Design of a Robust, Low-Power, Inductively Coupled LSK Data Link., , and . IEEE J. Solid State Circuits, 55 (9): 2583-2596 (2020)Reconstructing the Dynamic Directivity of Unconstrained Speech., , and . CoRR, (2022)A 2.89mW 50GOPS 16×16 16-core MIMO sphere decoder in 90nm CMOS., and . ESSCIRC, page 344-347. IEEE, (2009)