( en | de | ru )

 

Disambiguation of "Heath, J. Robert"

Author of the publication

copydeleteadd this publication to your clipboard
ESP: a flexible, high-performance, PLD-based network service.

, , , and . ICC, page 1014-1018. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Robert Heath

Ian Heath

Heath King

Alexandra Heath-Freudenthal

Jonathan Heathcote

 

Other publications of authors with the same name

A Hand-Held Programmable-Logic-Device Based Temperature and Relative-Humidity Sensor, Processor and Display System Platform for Automation and Control of Industry Processes., , , and . IAS, page 1-8. IEEE, (2008)A new conflict resolving switchbox router., , and . Great Lakes Symposium on VLSI, page 95-102. IEEE, (1992)Modeling, Design, Virtual and Physical Prototyping, Testing, and Verification of a Multifunctional Processor Queue for a Single-Chip Multiprocessor Architecture., and . IEEE International Workshop on Rapid System Prototyping, page 128-135. IEEE Computer Society, (2001)An Integrated-Circuit Crossbar Switching System Design., and . ICDCS, page 278-287. IEEE Computer Society, (1984)ESP: a flexible, high-performance, PLD-based network service., , , and . ICC, page 1014-1018. IEEE, (2004)How to Write a Universal Cross-Assembler., and . IEEE Micro, 1 (3): 45-66 (1981)Development and Validation of a Load Balancing and Control Mechanism for a Reconfigurable Single-Chip Heterogenous and Hybrid Multiprocessor Architecture Platform., , and . PDCCS, page 228-235. ISCA, (2009)The Design of a Fault-Tolerant Computing Element for Distributed Data Processors., and . ICDCS, page 171-176. IEEE Computer Society, (1982)A Hardware Task Scheduling Mechanism for a Real-Time Multi-Microprocessor Architecture., and . RTSS, page 113-123. IEEE Computer Society, (1982)FPGA based parallel architecture implementation of Stacked Error Diffusion algorithm., , and . SASP, page 66-69. IEEE Computer Society, (2011)