( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
24.3 A 236-to-266GHz 4-Element Amplifier-Last Phased-Array Transmitter in 65nm CMOS.

, , , , , , , , , , , , , , , , , , и . ISSCC, стр. 415-417. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kenichi Ishikawa

Kenichi Kida

Kenichi Moriya

Hinoto Okada

Naotake Okada

 

Другие публикации лиц с тем же именем

A 20GHz ILFD with locking range of 31% for divide-by-4 and 15% for divide-by-8 using progressive mixing., , и . A-SSCC, стр. 85-88. IEEE, (2011)An ultra-low-voltage LC-VCO with a frequency extension circuit for future 0.5-V clock generation., , и . ASP-DAC, стр. 103-104. IEEE, (2011)The study of the knowledge optimization tool., и . GEC Summit, стр. 443-450. ACM, (2009)Eigenmode Analysis of Propagation Constant for a Microstrip Line with Dummy Fills on a Si CMOS Substrate., , , , и . IEICE Trans. Electron., 94-C (6): 1008-1015 (2011)Wireless Devices Identification with Light-Weight Convolutional Neural Network Operating on Quadrant IQ Transition Image., , , и . NEWCAS, стр. 106-109. IEEE, (2020)A new figure of Merit of LC oscilators considering frequency tuning range., , и . ASICON, стр. 586-589. IEEE, (2011)A 60GHz 16QAM/8PSK/QPSK/BPSK direct-conversion transceiver.. ASICON, стр. 1022-1025. IEEE, (2011)8.5 A 0.42ps-jitter -241.7dB-FOM synthesizable injection-locked PLL with noise-isolation LDO., , , , , и . ISSCC, стр. 150-151. IEEE, (2017)A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 256-258. IEEE, (2019)A fractional-N sub-sampling PLL using a pipelined phase-interpolator with a FoM of -246dB., , , , , , , , и . ESSCIRC, стр. 380-383. IEEE, (2015)