( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS.

, , , , , , , , , , и . ISSCC, стр. 256-258. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Siriburanon, Teerachot
add a person with the name Siriburanon, Teerachot
 

Другие публикации лиц с тем же именем

A 265μW Fractional-N Digital PLL with Seamless Automatic Switching Subsampling/Sampling Feedback Path and Duty-Cycled Frequency-Locked Loop in 65nm CMOS., , , , , , , , , и 1 other автор(ы). ISSCC, стр. 256-258. IEEE, (2019)28 GHz Quadrature Frequency Generation Exploiting Injection-Locked Harmonic Extractors for 5G Communications., , , и . NEWCAS, стр. 1-4. IEEE, (2019)A 30-GHz class-F23 oscillator in 28nm CMOS using harmonic extraction and achieving 120 kHz 1/f3 corner., , и . ESSCIRC, стр. 87-90. IEEE, (2017)An LC-DCO based synthesizable injection-locked PLL with an FoM of -250.3dB., , , , , и . ESSCIRC, стр. 197-200. IEEE, (2016)Characterisation and Modelling of 22-nm FD-SOI Transistors Operating at Cryogenic Temperatures., , , , , , , , и . ICECS 2022, стр. 1-4. IEEE, (2022)A sub-harmonic injection-locked frequency synthesizer with frequency calibration scheme for use in 60GHz TDD transceivers., , , , и . ASP-DAC, стр. 97-98. IEEE, (2013)An HDL-synthesized gated-edge-injection PLL with a current output DAC., , , , , , и . ASP-DAC, стр. 2-3. IEEE, (2015)25.2 A 2.2GHz -242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture., , , , , , , , , и . ISSCC, стр. 1-3. IEEE, (2015)A Compact 0.2-0.3-V Inverse-Class-F23 Oscillator for Low 1/f3 Noise Over Wide Tuning Range., , , , , , и . IEEE J. Solid State Circuits, 57 (2): 452-464 (2022)A 28-GHz Switched-Filter Phase Shifter with Fine Phase-Tuning Capability Using Back-Gate Biasing in 22-nm FD-SOI CMOS., , , и . ESSCIRC, стр. 377-380. IEEE, (2021)