( en | de | ru )

 

Disambiguation of "Kier, Ryan J."

Author of the publication

copydeleteadd this publication to your clipboard
An MDAC synapse for analog neural networks.

, , and . ISCAS (5), page 752-755. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jennifer J Ryan

Kier Groulx

Markus Kier

Kier Storey

Judith Ryan

 

Other publications of authors with the same name

A wireless neural/EMG telemetry system for freely moving insects., , , , , and . ISCAS, page 2940-2943. IEEE, (2010)A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System., , , , , , and . IEEE J. Solid State Circuits, 42 (1): 123-133 (2007)Design and Testing of an Integrated Circuit for Multi-Electrode Neural Recording., , , , , , and . VLSI Design, page 907-912. IEEE Computer Society, (2007)HermesC: RF wireless low-power neural recording system for freely behaving primates., , , , , and . ISCAS, page 1752-1755. IEEE, (2008)A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System., , , , , , and . ISSCC, page 2258-2267. IEEE, (2006)An MDAC synapse for analog neural networks., , and . ISCAS (5), page 752-755. IEEE, (2004)Signal amplification, detection and transmission in a wireless 100-electrode neural recording system., , , , and . ISCAS, IEEE, (2006)Power minimization of a 433-MHz LC VCO for an implantable neural recording system., and . ISCAS, IEEE, (2006)Wireless neural signal acquisition with single low-power integrated circuit., , , , , , , , and . ISCAS, page 1748-1751. IEEE, (2008)Time interleaved 16 bit, 250MS/s ADC using a hybrid voltage/current mode architecture with foreground calibration., , , , , , , , and . ESSCIRC, page 59-62. IEEE, (2014)