( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Quick Generation of SSD Performance Models Using Machine Learning.

, , , , и . IEEE Trans. Emerg. Top. Comput., 10 (4): 1821-1836 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Laila Arash

Haris Arash-Asish

Arash Mehdiani

Arash Alavi

Arash Nickkholgh

 

Другие публикации лиц с тем же именем

An efficient dynamically reconfigurable on-chip network architecture., , и . DAC, стр. 166-169. ACM, (2010)Venice: Improving Solid-State Drive Parallelism at Low Cost via Conflict-Free Accesses., , , , , , , , и . ISCA, стр. 36:1-36:16. ACM, (2023)Design for scalability in enterprise SSDs., , и . PACT, стр. 417-430. ACM, (2014)ITAP: Idle-Time-Aware Power Management for GPU Execution Units., , , , , , , , , и . ACM Trans. Archit. Code Optim., 16 (1): 3:1-3:26 (2019)Application-Aware Topology Reconfiguration for On-Chip Networks., , и . IEEE Trans. Very Large Scale Integr. Syst., 19 (11): 2010-2022 (2011)Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration., , , , , , , , , и . MICRO, стр. 298-311. IEEE Computer Society, (2018)Enabling Efficient RDMA-based Synchronous Mirroring of Persistent Memory Transactions., , , , , , , , , и 3 other автор(ы). CoRR, (2018)Quick Generation of SSD Performance Models Using Machine Learning., , , , и . IEEE Trans. Emerg. Top. Comput., 10 (4): 1821-1836 (2022)Energy-Optimized On-Chip Networks Using Reconfigurable Shortcut Paths., , , и . ARCS, том 6566 из Lecture Notes in Computer Science, стр. 231-242. Springer, (2011)PLMC: A Predictable Tail Latency Mode Coordinator for Shared NVMe SSD with Multiple Hosts., , , , , и . NAS, стр. 1-6. IEEE, (2021)