( en | de | ru )

 

Disambiguation of "Alvarez, Anastacia B."

Author of the publication

copydeleteadd this publication to your clipboard
EQSCALE: Energy-quality scalable feature extraction engine for Sub-mW real-time video processing with 0.55 mm2 area in 40nm CMOS.

, , and . A-SSCC, page 241-244. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Manuel Alvarez

Rodrigo Álvarez

Christian Alvarez

Salvador Alvarez

Alejandro Alvarez

 

Other publications of authors with the same name

A fully-synthesizable C-element based PUF featuring temperature variation compensation with native 2.8% BER, 1.02fJ/b at 0.8-1.0V in 40nm., , , and . A-SSCC, page 301-304. IEEE, (2017)An Ultra-Low Power Direct Active-RF Detection Wake-Up Receiver with Noise-Cancelling Envelope Detector in 65 nm CMOS Process., , , , , , and . TENCON, page 12-15. IEEE, (2018)Design and Implementation of a Pipelined RV32IMC Processor with Interrupt Support for Large-Scale Wireless Sensor Networks., , , , , , , , , and 1 other author(s). TENCON, page 806-811. IEEE, (2020)Simulation of Standard Benchmarks in Hardware Implementations of L2 Cache Models in Verilog HDL., , and . UKSim, page 153-158. IEEE Computer Society, (2010)FPGA-based Features Extraction Sensor for Lettuce Crop., , , , , , , , and . TENCON, page 269-273. IEEE, (2020)Integration of In-Memory Computing Capabilities to a Self-Matching Complementary-Reference Sensing Scheme for TST-MRAM., , , , , , , , , and 2 other author(s). ISOCC, page 285-286. IEEE, (2023)Design and Implementation a Self-starting Thermal Energy Harvester with Resonant Startup and Maximum Power Point Tracking Capabilities/or Wireless Sensor Nodes., , , , , , , and . ISOCC, page 95-96. IEEE, (2019)A Study on Coarse Stage Bit Allocation to Improve Power Efficiency of a 10-bit Coarse-Fine SAR ADC Implemented in 65nm CMOS Process for Environmental Sensing Applications., , , , , , , , , and . TENCON, page 1352-1356. IEEE, (2018)A Voltage-Controlled Magnetic Anisotropy based True Random Number Generator., , , , , and . ISOCC, page 159-160. IEEE, (2021)A Hyperdimensional Computing Architecture with 4.4x Energy Efficiency in 65nm CMOS., and . ISCAS, page 1-5. IEEE, (2024)