Author of the publication

A Study on Coarse Stage Bit Allocation to Improve Power Efficiency of a 10-bit Coarse-Fine SAR ADC Implemented in 65nm CMOS Process for Environmental Sensing Applications.

, , , , , , , , , and . TENCON, page 1352-1356. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low Power Converter for Capacitive Sensors Using Capacitance-to-Pulse Width Modulation., , , , , , and . TENCON, page 570-573. IEEE, (2018)A Study on Coarse Stage Bit Allocation to Improve Power Efficiency of a 10-bit Coarse-Fine SAR ADC Implemented in 65nm CMOS Process for Environmental Sensing Applications., , , , , , , , , and . TENCON, page 1352-1356. IEEE, (2018)Design and Implementation a Self-starting Thermal Energy Harvester with Resonant Startup and Maximum Power Point Tracking Capabilities/or Wireless Sensor Nodes., , , , , , , and . ISOCC, page 95-96. IEEE, (2019)A 288nV/√Hz low-noise capacitively-coupled instrumentation amplifier (CCIA) in 22-nm UTBB FD-SOI for signal conditioning of MEMS piezoresistive pressure sensors., , , , , , , , , and 2 other author(s). ISOCC, page 267-268. IEEE, (2023)FPGA-based Features Extraction Sensor for Lettuce Crop., , , , , , , , and . TENCON, page 269-273. IEEE, (2020)Comparison of hardware-optimized CNN and SVM models for human activity recognition using the HARTH and HAR 70 + datasets., , , , , and . ISOCC, page 107-108. IEEE, (2023)A gm/ID Based Algorithm for the Design of CMOS Miller Operational Amplifiers in 65 nm Technology., , , , , , , and . TENCON, page 1870-1875. IEEE, (2018)An Energy-Efficient Temperature Sensor Using CMOS Thyristor Delay Elements., , , and . ICM, page 1-4. IEEE, (2020)Designing a Class E Power Amplifier through Modeling in Verilog-A., , , , , , and . ISOCC, page 93-94. IEEE, (2020)Design Space Exploration of a 512KB STT-Assisted SOT MRAM Cache., , , , , , , and . ISOCC, page 145-146. IEEE, (2020)