( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Area*Time Optimized Hogenauer Channelizer Design Using FPL Devices.

, , , и . FPL, том 3203 из Lecture Notes in Computer Science, стр. 384-393. Springer, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Uwe Meyer-Bäse

Anke Meyer-Bäse

Manfred Bäse

Walter Bäse

Bernd Bäse

 

Другие публикации лиц с тем же именем

Enhanced gradient-based motion vector coprocessor., , , , , и . FPL, стр. 687-690. IEEE, (2009)IPP Watermarking Technique for IP Core Protection on FPL Devices., , , , и . FPL, стр. 1-6. IEEE, (2006)Design of RNS-based distributed arithmetic DWT filterbanks., , , , , и . ICASSP, стр. 1193-1196. IEEE, (2001)FPGA-Based Acceleration of Block Matching Motion Estimation Techniques., , , и . FPL, стр. 389-392. IEEE Computer Society, (2011)Low Power High Speed Algebraic Integer Frequency Sampling Filters Using FPLDs., , и . FPL, том 2438 из Lecture Notes in Computer Science, стр. 897-904. Springer, (2002)Design of RNS frequency sampling filter banks., , и . ICASSP, стр. 2061-2064. IEEE Computer Society, (1997)Intellectual Property Protection of HDL IP Cores Through Automated Sognature Hosting., , , , и . FPL, стр. 183-188. IEEE, (2007)Design and Implementation of RNS-Based Adaptive Filters., , , и . FPL, том 2778 из Lecture Notes in Computer Science, стр. 1135-1138. Springer, (2003)A Comparison of Pipelined RAG-n and DA FPGA-based Multiplierless Filters., , , и . APCCAS, стр. 1555-1558. IEEE, (2006)Area*Time Optimized Hogenauer Channelizer Design Using FPL Devices., , , и . FPL, том 3203 из Lecture Notes in Computer Science, стр. 384-393. Springer, (2004)