Author of the publication

A 6.54-to-26.03 TOPS/W Computing-In-Memory RNN Processor using Input Similarity Optimization and Attention-based Context-breaking with Output Speculation.

, , , , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Trainer: An Energy-Efficient Edge-Device Training Processor Supporting Dynamic Weight Pruning., , , , , , , , and . IEEE J. Solid State Circuits, 57 (10): 3164-3178 (2022)A Coarse-Grained Reconfigurable Architecture for Compute-Intensive MapReduce Acceleration., , , , and . IEEE Comput. Archit. Lett., 15 (2): 69-72 (2016)A 2.92-Gb/s/W and 0.43-Gb/s/MG Flexible and Scalable CGRA-Based Baseband Processor for Massive MIMO Detection., , , , and . IEEE J. Solid State Circuits, 55 (2): 505-519 (2020)SWPU: A 126.04 TFLOPS/W Edge-Device Sparse DNN Training Processor With Dynamic Sub-Structured Weight Pruning., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (10): 4014-4027 (2022)PMCC: Fast and Accurate System-Level Power Modeling for Processors on Heterogeneous SoC., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (5): 540-544 (2017)PAGAN: A Phase-Adapted Generative Adversarial Networks for Speech Enhancement., , , , , , and . ICASSP, page 6234-6238. IEEE, (2020)An Energy-Efficient Reconfigurable Processor for Binary-and Ternary-Weight Neural Networks With Flexible Data Bit Width., , , , , , and . IEEE J. Solid State Circuits, 54 (4): 1120-1136 (2019)A 1/2.5 inch VGA 400 fps CMOS Image Sensor With High Sensitivity for Machine Vision., , , , and . IEEE J. Solid State Circuits, 49 (10): 2342-2351 (2014)Low Area-Overhead Low-Entropy Masking Scheme (LEMS) Against Correlation Power Analysis Attack., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (2): 208-219 (2019)Memory Partitioning for Parallel Multipattern Data Access in Multiple Data Arrays., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (2): 431-444 (2018)