From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Exploiting parallelism of imperfect nested loops with sibling inner loops on coarse-grained reconfigurable architectures., , , и . ASP-DAC, стр. 456-461. IEEE, (2016)LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA., , , , , и . DAC, стр. 16:1-16:6. ACM, (2018)Trainer: An Energy-Efficient Edge-Device Training Processor Supporting Dynamic Weight Pruning., , , , , , , , и . IEEE J. Solid State Circuits, 57 (10): 3164-3178 (2022)A 28nm 276.55TFLOPS/W Sparse Deep-Neural-Network Training Processor with Implicit Redundancy Speculation and Batch Normalization Reformulation., , , , , , , , и . VLSI Circuits, стр. 1-2. IEEE, (2021)Learning Convolutional Neural Networks for Data-Flow Graph Mapping on Spatial Programmable Architectures (Abstract Only)., , , , , и . FPGA, стр. 295. ACM, (2017)Reconfigurability, Why It Matters in AI Tasks Processing: A Survey of Reconfigurable AI Chips., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (3): 1228-1241 (марта 2023)Wafer-scale Computing: Advancements, Challenges, and Future Perspectives., , , , , , , , , и 5 other автор(ы). CoRR, (2023)ADROIT: An Adaptive Dynamic Refresh Optimization Framework for DRAM Energy Saving In DNN Training., , , , , , и . DAC, стр. 751-756. IEEE, (2021)