( en | de | ru )

 

Disambiguation of "Portal, Jean-Michel"

Author of the publication

copydeleteadd this publication to your clipboard
A Multimode Hybrid Memristor-CMOS Prototyping Platform Supporting Digital and Analog Projects.

, , , , , , , , , and . ASP-DAC, page 184-185. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jean-Michel Langlais

Jean-Michel Dengler

Jean-Michel Grossenbacher

Jean-Michel Autebert

Jean-Michel Ayache

 

Other publications of authors with the same name

Design and analysis of crossbar architecture based on complementary resistive switching non-volatile memory cells., , , , , , , , , and 4 other author(s). J. Parallel Distributed Comput., 74 (6): 2484-2496 (2014)A Discussion on Test Pattern Generation for FPGA - Implemented Circuits., , , , and . J. Electron. Test., 17 (3-4): 283-290 (2001)DCG-FGT transistor: Retention study of Floating Gate charge., , , , , and . MWSCAS, page 825-827. IEEE, (2013)Elucidating 1S1R operation to reduce the read voltage margin variability by stack and programming conditions optimization., , , , , , , , , and 4 other author(s). IRPS, page 1-6. IEEE, (2021)A Self-referenced and regulated sensing solution for PCM with OTS selector., , , , , , and . VLSI-SoC, page 1-6. IEEE, (2021)1S1R sub-threshold operation in Crossbar arrays for low power BNN inference computing., , , , , , , , , and 10 other author(s). IMW, page 1-4. IEEE, (2022)Minimizing the Number of Test Configurations for Different FPGA Families., , , and . Asian Test Symposium, page 363-368. IEEE Computer Society, (1999)Metal filling impact on standard cells: definition of the metal fill corner concept., , , , and . SBCCI, page 16-21. ACM, (2008)A Tunneling Model for Gate Oxide Failure in Deep Sub-Micron Technology., , and . DATE, page 1404-1405. IEEE Computer Society, (2004)Computational SRAM Design Automation using Pushed-Rule Bitcells for Energy-Efficient Vector Processing., , , , , , , and . DATE, page 1187-1192. IEEE, (2020)