( en | de | ru )

 

Disambiguation of "Tatas, Konstantinos"

Author of the publication

copydeleteadd this publication to your clipboard
Power Optimization Methdology for Multimedia Applications Implementation on Reconfigurable Platforms.

, , , , , , and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 430-439. Springer, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ralf Tatas

Ulrike Tatasciore

Konstantinos Donas

Konstantinos Siantidis

Konstantinos Rizas

 

Other publications of authors with the same name

A Novel Prototyping and Evaluation Framework for NoC-Based MPSoC., , , , and . Int. J. Adapt. Resilient Auton. Syst., 4 (3): 1-24 (2013)Data and instruction memory exploration of embedded systems for multimedia applications., , , , , and . ICASSP, page 1149-1152. IEEE, (2001)Platform-based FPGA architecture: designing high-performance and low-power routing structure for realizing DSP applications., , , and . IPDPS, IEEE, (2006)Power-Efficient Implementations of Multimedia Applications on Reconfigurable Platforms., , , and . FPL, volume 2778 of Lecture Notes in Computer Science, page 1032-1035. Springer, (2003)Memory power optimization of hardware implementations of multimedia applications onto FPGA platforms., , and . J. Embed. Comput., 1 (3): 353-362 (2005)A reusable IP FFT core for DSP applications., , , , , , and . ISCAS (3), page 621-624. IEEE, (2004)Power Optimization Methdology for Multimedia Applications Implementation on Reconfigurable Platforms., , , , , , and . PATMOS, volume 2799 of Lecture Notes in Computer Science, page 430-439. Springer, (2003)Data-Reuse and Parallel Embedded Architectures for Low-Power, Real-Time Multimedia Applications., , , , , , and . PATMOS, volume 1918 of Lecture Notes in Computer Science, page 243-254. Springer, (2000)An Integrated Framework for Architecture Level Exploration of Reconfigurable Platform., , , , and . FPL, page 658-661. IEEE, (2005)A novel fuzzy logic based bufferless routing algorithm for low-power NoCs., and . BCFIC, page 106-112. IEEE, (2012)