( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Analysis and Optimization of I/O Cache Coherency Strategies for SoC-FPGA Device.

, , , , , и . FPL, стр. 301-306. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Liu Deming

Deming Sun

Deming Kong

Deming Kong

Chen Chen

 

Другие публикации лиц с тем же именем

Performance-driven mapping for CPLD architectures., , , и . FPGA, стр. 39-47. ACM, (2001)FSSD: FPGA-Based Emulator for SSDs., , , , , , , и . FPL, стр. 101-108. IEEE, (2023)ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation., , , , , , и . HPCA, стр. 741-755. IEEE, (2022)Resource and data optimization for hardware implementation of deep neural networks targeting FPGA-based edge devices., , , и . SLIP@DAC, стр. 1:1-1:8. ACM, (2018)Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation., , , , , и . DAC, стр. 7:1-7:6. ACM, (2016)Optimality study of resource binding with multi-Vdds., , , и . DAC, стр. 580-585. ACM, (2006)Throughput-oriented kernel porting onto FPGAs., , , , и . DAC, стр. 11:1-11:10. ACM, (2013)C-Mine: Data Mining of Logic Common Cases for Low Power Synthesis of Better-Than-Worst-Case Designs., , и . DAC, стр. 205:1-205:6. ACM, (2014)Behavioral-level IP integration in high-level synthesis., , , и . FPT, стр. 172-175. IEEE, (2015)Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 650-663 (2016)