Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Workload-aware Automatic Parallelization for Multi-GPU DNN Training.

S. Shin, Y. Jo, J. Choi, S. Venkataramani, V. Srinivasan, and W. Sung. CoRR, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vijayalakshmi Sethuraman

R Srinivasan

Sadagopan Srinivasan

Srinivasan Rajaraman

Srinivasan Seetharaman

Other publications of authors with the same name

ScaleCom: Scalable Sparsified Gradient Compression for Communication-Efficient Distributed Training.C. Chen, J. Ni, S. Lu, X. Cui, P. Chen, X. Sun, N. Wang, S. Venkataramani, V. Srinivasan, W. Zhang and 1 other author(s). NeurIPS, (2020)Hardware solutions to reduce effective memory access time.V. Srinivasan. University of Michigan, USA, (2001)SAFER: Stuck-At-Fault Error Recovery for Memories.N. Seong, D. Woo, V. Srinivasan, J. Rivers, and H. Lee. MICRO, page 115-124. IEEE Computer Society, (2010)Scalable high performance main memory system using phase-change memory technology.M. Qureshi, V. Srinivasan, and J. Rivers. ISCA, page 24-33. ACM, (2009)RaPiD: AI Accelerator for Ultra-low Precision Training and Inference.S. Venkataramani, V. Srinivasan, W. Wang, S. Sen, J. Zhang, A. Agrawal, M. Kar, S. Jain, A. Mannari, H. Tran and 44 other author(s). ISCA, page 153-166. IEEE, (2021)SPATL: Honey, I Shrunk the Coherence Directory.H. Zhao, A. Shriraman, S. Dwarkadas, and V. Srinivasan. PACT, page 33-44. IEEE Computer Society, (2011)A Compiler for Deep Neural Network Accelerators to Generate Optimized Code for a Wide Range of Data Parameters from a Hand-crafted Computation Kernel.E. Ogawa, K. Ishizaki, H. Inoue, S. Venkataramani, J. Choi, W. Wang, V. Srinivasan, M. Ohara, and K. Gopalakrishnan. COOL CHIPS, page 1-3. IEEE, (2019)A 3.0 TFLOPS 0.62V Scalable Processor Core for High Compute Utilization AI Training and Inference.J. Oh, S. Lee, M. Kang, M. Ziegler, J. Silberman, A. Agrawal, S. Venkataramani, B. Fleischer, M. Guillorn, J. Choi and 33 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)Workload-aware Automatic Parallelization for Multi-GPU DNN Training.S. Shin, Y. Jo, J. Choi, S. Venkataramani, V. Srinivasan, and W. Sung. CoRR, (2018)RECAP: A region-based cure for the common cold (cache).J. Zebchuk, H. Cain, X. Tong, V. Srinivasan, and A. Moshovos. HPCA, page 83-94. IEEE Computer Society, (2013)

BibSonomy

Disambiguation of "Srinivasan, Vijayalakshmi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Workload-aware Automatic Parallelization for Multi-GPU DNN Training.

Please choose a person to relate this publication to

Vijayalakshmi Sethuraman

R Srinivasan

Sadagopan Srinivasan

Srinivasan Rajaraman

Srinivasan Seetharaman

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Srinivasan, Vijayalakshmi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Workload-aware Automatic Parallelization for Multi-GPU DNN Training.

Please choose a person to relate this publication to

Vijayalakshmi Sethuraman

R Srinivasan

Sadagopan Srinivasan

Srinivasan Rajaraman

Srinivasan Seetharaman

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Workload-aware Automatic Parallelization for Multi-GPU DNN Training.