From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A low voltage, 10-2550MHz, 0.15μ CMOS, process and divider modulus independent PLL using zero-VT MOSFETs.. ESSCIRC, стр. 105-108. IEEE, (2003)A novel physical based model of deep-submicron CMOS transistors mismatch for Monte Carlo SPICE simulation., и . ISCAS (5), стр. 511-514. IEEE, (2001)A novel SPICE behavioral macromodel of operational amplifiers including a high accuracy description of frequency characteristics., , , и . ISCAS (6), стр. 278-281. IEEE, (1999)Sample-reset loop filter architecture for process independent and ripple-pole-less low jitter CMOS charge-pump PLLs., , , , , и . ISCAS (4), стр. 766-769. IEEE, (2001)A low-jitter 125-1250-MHz process-independent and ripple-poleless 0.18-μm CMOS PLL based on a sample-reset loop filter., , , , , и . IEEE J. Solid State Circuits, 36 (11): 1673-1683 (2001)A sub-1.5°rms Phase-Noise Ring-Oscillator-Based Frequency Synthesizer for Low-IF Single-Chip DBS Satellite Tuner-Demodulator SoC., , и . ISSCC, стр. 2552-2561. IEEE, (2006)A 10Gb/s SiGe compact laser diode driver using push-pull emitter followers and miller compensated output switch.. ESSCIRC, стр. 557-560. IEEE, (2003)A unified high accuracy behavioral SPICE macromodel of operational amplifiers featuring the frequency, temperature and power supply influences and the Monte Carlo simulation., и . ISCAS, стр. 697-700. IEEE, (2000)A Fully Integrated 0.13 µm CMOS Low-IF DBS Satellite Tuner Using Automatic Signal-Path Gain and Bandwidth Calibration., , , , , , , , , и . IEEE J. Solid State Circuits, 42 (4): 897-921 (2007)A DDFS Driven Mixing-DAC with Image and Harmonic Rejection Capabilities., , , , , и . ISSCC, стр. 372-373. IEEE, (2008)