( en | de | ru )

 

Disambiguation of "Narayanan, Vijaykrishnan"

Author of the publication

copydeleteadd this publication to your clipboard
CafeHD: A Charge-Domain FeFET-Based Compute-in-Memory Hyperdimensional Encoder with Hypervector Merging.

, , , , , , , and . DATE, page 1-6. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

P Narayanan

Hermine Narayanan

Vidya Narayanan

Narayanan Radhakrishnan

Narayanan Sundaram

 

Other publications of authors with the same name

Design and analysis of an NoC architecture from performance, reliability and energy perspective., , , , and . ANCS, page 173-182. ACM, (2005)A low latency router supporting adaptivity for on-chip interconnects., , , , and . DAC, page 559-564. ACM, (2005)AutoFLEX: A Framework for Image Processing Applications on Multiple-FPGA Systems., , , , and . ERSA, page 59-66. CSREA Press, (2010)Programmable Non-Volatile Memory Design Featuring Reconfigurable In-Memory Operations., , , , and . ISCAS, page 1-5. IEEE, (2019)A Dual-VDD Low Power FPGA Architecture., , , , , and . FPL, volume 3203 of Lecture Notes in Computer Science, page 145-157. Springer, (2004)Designing reliable circuit in the presence of soft errors., , and . ASP-DAC, page 1. ACM Press, (2005)Leakage control in FPGA routing fabric., , , and . ASP-DAC, page 661-664. ACM Press, (2005)Design space exploration of workload-specific last-level caches., , , , and . ISLPED, page 243-248. ACM, (2012)Hardware and Software Techniques for Controlling DRAM Power Modes., , , , and . IEEE Trans. Computers, 50 (11): 1154-1173 (2001)Influence of compiler optimizations on system power., , , and . DAC, page 304-307. ACM, (2000)