( en | de | ru )

 

Disambiguation of "Ottavi, Marco"

Author of the publication

copydeleteadd this publication to your clipboard
A fault tolerant hardware based file system manager for solid state mass memory.

, , , , and . ISCAS (5), page 649-652. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Monika Marcotty

Johannes Marcour

Hans-Ernst Marcolin

Carlos Javier Marcos Navas

Massimiliano Marcon

 

Other publications of authors with the same name

Design and Evaluation of a Hardware on-line Program-Flow Checker for Embedded Microcontrollers., , , and . DFT, page 371-379. IEEE Computer Society, (2006)Using memristor state change behavior to identify faults in photovoltaic arrays., , , and . DFT, page 86-91. IEEE Computer Society, (2014)Sensing with Memristive Complementary Resistive Switch: Modelling and Simulations., , , , , , , and . DFT, page 1-6. IEEE, (2020)A Lightweight Security Checking Module to Protect Microprocessors against Hardware Trojan Horses., , , , and . DFT, page 1-6. IEEE, (2021)Fault Modeling and Simulation of Memristor based Gas Sensors., , , , , and . IOLTS, page 58-59. IEEE, (2019)Characterization of a RISC-V Microcontroller Through Fault Injection., , , , , and . ApplePies, volume 627 of Lecture Notes in Electrical Engineering, page 91-101. Springer, (2019)Fault Localization, Error Correction, and Graceful Degradation in Radix 2 Signed Digit-Based Adders., , , , and . IEEE Trans. Computers, 55 (5): 534-540 (2006)Two dimensional FFT architecture based on radix-43 algorithm with efficient output reordering., , , , and . DTIS, page 1-2. IEEE, (2018)Yield Evaluation of Faulty Memristive Crossbar Array-based Neural Networks with Repairability., , , and . IOLTS, page 1-5. IEEE, (2022)Modeling and Evaluating Errors Due to Random Clock Shifts in Quantum-Dot Cellular Automata Circuits., , , , , , and . J. Electron. Test., 25 (1): 55-66 (2009)