( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Memory-Centric Fusion-based CNN Accelerator with 3D-NoC and 3D-DRAM.

, , , , и . ISOCC, стр. 169-170. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wei Wei

Wei Wei

Wei Wei

Wei Wei

Wei Wei

 

Другие публикации лиц с тем же именем

Power noise suppression technique using active decoupling capacitor for TSV 3D integration., , и . SoCC, стр. 209-212. IEEE, (2010)A fully-differential subthreshold SRAM cell with auto-compensation., и . APCCAS, стр. 1771-1774. IEEE, (2008)All digitally controlled linear voltage regulator with PMOS strength self-calibration for ripple reduction., , , , , , и . VLSI-DAT, стр. 1-4. IEEE, (2015)An all-digital power management unit with 90% power efficiency and ns-order voltage transition time for DVS operation in low power sensing SoC applications., , , , , и . ISCAS, стр. 1370-1373. IEEE, (2015)Low quiescent current variable output digital controlled voltage regulator., и . ISCAS, стр. 609-612. IEEE, (2010)A noise-tolerant matchline scheme with XOR-based conditional keeper for energy-efficient TCAM., , и . ISCAS, IEEE, (2006)Area-power-efficient 11-bit hybrid dual-Vdd ADC with self-calibration for neural sensing application., , , , и . SoCC, стр. 18-23. IEEE, (2016)Low Power Pre-Comparison Scheme for NOR-Type 10T Content Addressable Memory., , и . APCCAS, стр. 1301-1304. IEEE, (2006)On-demand memory sub-system for multi-core SoCs., , и . SoCC, стр. 122-127. IEEE, (2011)A high-performance low VMIN 55nm 512Kb disturb-free 8T SRAM with adaptive VVSS control., , , , , , , , , и 9 other автор(ы). SoCC, стр. 197-200. IEEE, (2011)