Author of the publication

Compiled multithreaded data paths on FPGAs for dynamic workloads.

, and . CASES, page 3:1-3:10. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Compile-time area estimation for LUT-based FPGAs., , , and . ACM Trans. Design Autom. Electr. Syst., 11 (1): 104-122 (2006)Compiled hardware acceleration of Molecular Dynamics code., and . FPL, page 667-670. IEEE, (2008)Accelerating In-Memory Database Selections Using Latency Masking Hardware Threads., , , , , and . ACM Trans. Archit. Code Optim., 16 (2): 13:1-13:28 (2019)A way-halting cache for low-energy high-performance systems., , , and . ACM Trans. Archit. Code Optim., 2 (1): 34-54 (2005)Cameron: High level Language Compilation for Reconfigurable Systems., , , , , and . IEEE PACT, page 236-244. IEEE Computer Society, (1999)Preliminary Evaluation of a Hybrid Deterministic/Adaptive Router., and . PCRCW, volume 1417 of Lecture Notes in Computer Science, page 89-102. Springer, (1997)An evaluation of medium-grain dataflow code., , and . Int. J. Parallel Program., 22 (3): 209-242 (1994)GPU Accelerated Top-K Selection With Efficient Early Stopping., , and . ADMS@VLDB, page 10-21. (2019)A highly configurable cache for low energy embedded systems., , and . ACM Trans. Embed. Comput. Syst., 4 (2): 363-387 (2005)Conditional Disconnection Probability in Star Graphs., and . VLSI Design, 1 (1): 61-70 (1993)