( en | de | ru )

 

Disambiguation of "Kurdahi, Fadi J."

Author of the publication

copydeleteadd this publication to your clipboard
Compile-time area estimation for LUT-based FPGAs.

, , , and . ACM Trans. Design Autom. Electr. Syst., 11 (1): 104-122 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Eckart Fadinger

Tolulope Rhoda Fadina

Fadi Salti

Fadi Hallak

Fadi Gablawi

 

Other publications of authors with the same name

A hierarchical pipelining architecture and FPGA implementation for lifting-based 2-D DWT., , and . J. Real-Time Image Processing, 2 (4): 281-291 (2007)Combined topological and functionality based delay estimation using a layout-driven approach for high level applications., and . EURO-DAC, page 72-78. IEEE Computer Society Press, (1992)Partitioning by Regularity Extraction., and . DAC, page 235-238. IEEE Computer Society Press, (1992)Behavioral Modeling of an ATM Switch using SpecCharts., and . VLSI Design, page 19-22. IEEE Computer Society, (1996)An Empirical Study on the Effects of Physical Design in High-Level Synthesis., , , and . VLSI Design, page 11-16. IEEE Computer Society, (1994)A System-Level Exploration of Power Delivery Architectures for Near-Threshold Manycores Considering Performance Constraints., , , , , and . ISVLSI, page 484-489. IEEE Computer Society, (2016)Fast Area Estimation to Support Compiler Optimizations in FPGA-Based Reconfigurable Systems., , , and . FCCM, page 239-. IEEE Computer Society, (2002)Intra-body communication model based on variable biological parameters., , and . ACSSC, page 948-951. IEEE, (2015)Error-aware power management for memory dominated OFDM systems., , , and . ACSSC, page 2034-2040. IEEE, (2013)System-Level SRAM Yield Enhancement., , , , and . ISQED, page 179-184. IEEE Computer Society, (2006)