( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Generic Standard Cell Design Methodology for Differential Circuit Styles.

, , , , , , и . DATE, стр. 843-848. ACM, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yusuf

Erhan Leblebici

Nigem Yusuf

Faisal Yusuf

Sherif Yusuf

 

Другие публикации лиц с тем же именем

Non-filamentary non-volatile memory elements as synapses in neuromorphic systems., , , , , , , , , и . NVMTS, стр. 1-6. IEEE, (2019)A Predictable Communication Scheme for Embedded Multiprocessor Systems., , , и . VLSI-SoC, стр. 152-157. IEEE, (2006)ILLIADS: a fast timing and reliability simulator for digital MOS circuits., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (9): 1387-1402 (1993)Multiterminal Memristive Nanowire Devices for Logic and Memory Applications: A Review., , и . Proc. IEEE, 100 (6): 2008-2020 (2012)A multichannel 3.5mW/Gbps/channel gated oscillator based CDR in a 0.18μm digital CMOS technology., , , и . ESSCIRC, стр. 193-196. IEEE, (2005)Interconnected network of cameras., , , , и . Sensors, Cameras, and Systems for Industrial and Scientific Applications, том 8659 из SPIE Proceedings, стр. 86590P. SPIE, (2013)Design trade-offs in ultra-low-power CMOS and STSCL digital systems., и . ECCTD, стр. 544-547. IEEE, (2011)Real-time hardware implementation of multi-resolution image blending., , , и . ICASSP, стр. 2741-2745. IEEE, (2013)Generalization of Referenceless Timing Mismatch Calibration Methods for Time-Interleaved ADCs., , и . PRIME, стр. 21-24. IEEE, (2018)Output probability density functions of logic circuits: Modeling and fault-tolerance evaluation., , и . VLSI-SoC, стр. 328-334. IEEE, (2010)