( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
28.4 A 12b 330MS/s pipelined-SAR ADC with PVT-stabilized dynamic amplifier achieving <1dB SNDR variation.

, , , и . ISSCC, стр. 472-473. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yü Chih Chiu

Tiziana Chiusi

Wei-Hua Chiu

Alessandro Chiumento

Chung-wai Chiu

 

Другие публикации лиц с тем же именем

A Gradient-Based Algorithm for Sampling Clock Skew Calibration of SHA-less Pipeline ADCs., и . ISCAS, стр. 1241-1244. IEEE, (2007)A 24.7 mW 65 nm CMOS SAR-Assisted CT ΔΣ Modulator With Second-Order Noise Coupling Achieving 45 MHz Bandwidth and 75.3 dB SNDR., , , и . IEEE J. Solid State Circuits, 51 (12): 2893-2905 (2016)A Four-Channel Beamforming Down-Converter in 90-nm CMOS Utilizing Phase-Oversampling., , , , и . IEEE J. Solid State Circuits, 45 (11): 2262-2272 (2010)Background calibration of time-interleaved ADC using direct derivative information., и . ISCAS, стр. 2456-2459. IEEE, (2013)CMOS RF transmitter with integrated power amplifier utilizing digital equalization., , , , и . CICC, стр. 403-406. IEEE, (2009)Digital Calibration of Capacitor Mismatch in Sigma-Delta Modulators., и . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (4): 690-698 (2011)A 12-bit 50-MS/s 3.3-mW SAR ADC with background digital calibration., , и . CICC, стр. 1-4. IEEE, (2012)An IF-Sampling CMOS S/H Calibration Technique With Analog HPF Slope Estimation., и . IEEE Trans. Circuits Syst. II Express Briefs, 69 (12): 4639-4643 (2022)15.1 A 24.7mW 45MHz-BW 75.3dB-SNDR SAR-assisted CT ΔΣ modulator with 2nd-order noise coupling in 65nm CMOS., , , и . ISSCC, стр. 270-271. IEEE, (2016)A 5.8-mW, 20-MHz, 4th-order programmable elliptic filter achieving over -80-dB IM3., , и . CICC, стр. 1-4. IEEE, (2010)