( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
The two disjoint path problem and wire routing design.

. Graph Theory and Algorithms, том 108 из Lecture Notes in Computer Science, стр. 207-216. Springer, (1980)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Takashi Ohtsuki

Tatsuo Oguro

Tatsuo Oguro

Tatsuo Oguro

Tatsuo Oguro

 

Другие публикации лиц с тем же именем

Scalable unified dual-radix architecture for Montgomery multiplication in GF(P) and GF(2n)., , , , , , , и . ASP-DAC, стр. 697-702. IEEE, (2008)State-dependent changeable scan architecture against scan-based side channel attacks., , , , , и . ISCAS, стр. 1867-1870. IEEE, (2010)A Hardware/Software Partitioning Algorithm for Processor Cores with Packed SIMD-Type Instructions., , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 86-A (12): 3218-3224 (2003)Unified Dual-Radix Architecture for Scalable Montgomery Multiplications in GF(P) and GF(2n)., , , , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (9): 2304-2317 (2009)A Simultaneous Placement and Global Routing Algorithm for FPGAs., , и . ISCAS, стр. 483-486. IEEE, (1994)The two disjoint path problem and wire routing design.. Graph Theory and Algorithms, том 108 из Lecture Notes in Computer Science, стр. 207-216. Springer, (1980)One-dimensional logic gate assignment and interval graphs., , , , и . COMPSAC, стр. 101-106. IEEE, (1979)An Incremental Placement and Global Routing Algorithm for Field-Programmable Gate Arrays., , , и . ASP-DAC, стр. 519-526. IEEE, (1998)Area/delay estimation for digital signal processor cores., , , , и . ASP-DAC, стр. 156-161. ACM, (2001)High-Level Area/Delay/Power Estimation for Low Power System VLSIs with Gated Clocks., , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A (4): 827-834 (2002)