Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

AIsim: Functional Simulator for Analog-to-Information Perceptual Systems.

H. Liu, Z. Liu, F. Qiao, M. Lin, Q. Wei, and H. Yang. ISVLSI, page 507-512. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yang Yang

Other publications of authors with the same name

Accurate and Fast Estimation of Junction Band-to-Band Leakage in Nanometer-Scale MOSFET.H. Luo, H. Yang, and L. Rong. APCCAS, page 956-959. IEEE, (2006)Two-phase fine-grain sleep transistor insertion technique in leakage critical circuits.Y. Wang, Y. Liu, R. Luo, H. Yang, and H. Wang. ISLPED, page 238-243. ACM, (2006)Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system.B. Li, L. Xia, P. Gu, Y. Wang, and H. Yang. DAC, page 13:1-13:6. ACM, (2015)Explore-Bench: Data Sets, Metrics and Evaluations for Frontier-based and Deep-reinforcement-learning-based Autonomous Exploration.Y. Xu, J. Yu, J. Tang, J. Qiu, J. Wang, Y. Shen, Y. Wang, and H. Yang. ICRA, page 6225-6231. IEEE, (2022)An Efficient Reconfigurable Framework for General Purpose CNN-RNN Models on FPGAs.S. Zeng, K. Guo, S. Fang, J. Kang, D. Xie, Y. Shan, Y. Wang, and H. Yang. DSP, page 1-5. IEEE, (2018)A Non-Volatile Computing-In-Memory Framework With Margin Enhancement Based CSA and Offset Reduction Based ADC.Y. Huang, Y. He, J. Yue, H. Yang, and Y. Liu. ASP-DAC, page 126-131. ACM, (2021)Block-Circulant Neural Network Accelerator Featuring Fine-Grained Frequency-Domain Quantization and Reconfigurable FFT Modules.Y. He, J. Yue, Y. Liu, and H. Yang. ASP-DAC, page 813-818. ACM, (2021)A 16-Bit 4.0-GS/s Calibration-Free 65nm DAC with >70dBc SFDR and <-80dBc IM3 up to 1GHz Using Constant-Activity Element Switching.C. Huang, Y. Fu, Z. Yang, Y. Liu, N. Sun, X. Li, and H. Yang. ESSCIRC, page 495-498. IEEE, (2021)Exploiting FeFET Switching Stochasticity for Low-Power Reconfigurable Physical Unclonable Function.X. Guo, X. Ma, F. Müller, R. Olivo, J. Wu, K. Ni, T. Kämpfe, Y. Liu, H. Yang, and X. Li. ESSCIRC, page 119-122. IEEE, (2021)A "Near-the-Best" System-Level Design Methodology of Multi-Core H.264 Video Decoder Based on the Parallelized Multi-Core Simulator.B. Xia, F. Qiao, Z. Du, D. Zhu, and H. Yang. Journal of Circuits, Systems, and Computers, (2012)

BibSonomy

Disambiguation of "Yang, Huazhong"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

AIsim: Functional Simulator for Analog-to-Information Perceptual Systems.

Please choose a person to relate this publication to

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Yang, Huazhong"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML AIsim: Functional Simulator for Analog-to-Information Perceptual Systems.

Please choose a person to relate this publication to

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Yang Yang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

AIsim: Functional Simulator for Analog-to-Information Perceptual Systems.