( en | de | ru )

 

Disambiguation of "Toms, William B."

Author of the publication

copydeleteadd this publication to your clipboard
Efficient synthesis of speed-independent combinational logic circuits.

, and . ASP-DAC, page 1022-1026. ACM Press, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sabine Toms

Eckart Toms

Bernd Tomschke

Laurie-Ann Tomschütz

Harald Theodor Tomsik

 

Other publications of authors with the same name

Synthesising Heterogeneously Encoded Systems., , and . ASYNC, page 138-149. IEEE Computer Society, (2006)Prime Indicants: A Synthesis Method for Indicating Combinational Logic Blocks., and . ASYNC, page 139-150. IEEE Computer Society, (2009)Optimised Synthesis of Asynchronous Elastic Dataflows by Leveraging Clocked EDA., , , and . DSD, page 607-614. IEEE Computer Society, (2014)A Complete Synthesis Method for Block-Level Relaxation in Self-Timed Datapaths., and . ACSD, page 24-34. IEEE Computer Society, (2010)Indicating combinational logic decomposition., and . IET Comput. Digit. Tech., 5 (4): 331-341 (2011)Energy Efficient Power-Management for Out-of-Order Processors Using Cyclic Power-Gating., , and . ARCS, volume 12800 of Lecture Notes in Computer Science, page 183-198. Springer, (2021)M-of-N Code Decomposition for Indicating Combinational Logic., and . ASYNC, page 15-25. IEEE Computer Society, (2010)Redundant Logic Insertion and Latency Reduction in Self-Timed Adders., , and . VLSI Design, (2012)Efficient synthesis of speed-independent combinational logic circuits., and . ASP-DAC, page 1022-1026. ACM Press, (2005)DiAD - Distributed Acceleration for Datacenter FPGAs., , , , , and . FPL, page 166-173. IEEE, (2023)