Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders.

P. Balasubramanian, D. Edwards, and W. Toms. VLSI Design, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sabine Toms

Eckart Toms

Bernd Tomschke

Laurie-Ann Tomschütz

Harald Theodor Tomsik

Other publications of authors with the same name

Synthesising Heterogeneously Encoded Systems.W. Toms, D. Edwards, and A. Bardsley. ASYNC, page 138-149. IEEE Computer Society, (2006)Prime Indicants: A Synthesis Method for Indicating Combinational Logic Blocks.W. Toms, and D. Edwards. ASYNC, page 139-150. IEEE Computer Society, (2009)Optimised Synthesis of Asynchronous Elastic Dataflows by Leveraging Clocked EDA.M. Mamaghani, J. Garside, W. Toms, and D. Edwards. DSD, page 607-614. IEEE Computer Society, (2014)A Complete Synthesis Method for Block-Level Relaxation in Self-Timed Datapaths.W. Toms, and D. Edwards. ACSD, page 24-34. IEEE Computer Society, (2010)Energy Efficient Power-Management for Out-of-Order Processors Using Cyclic Power-Gating.W. Toms, J. Goodacre, and M. Luján. ARCS, volume 12800 of Lecture Notes in Computer Science, page 183-198. Springer, (2021)Indicating combinational logic decomposition.W. Toms, and D. Edwards. IET Comput. Digit. Tech., 5 (4): 331-341 (2011)M-of-N Code Decomposition for Indicating Combinational Logic.W. Toms, and D. Edwards. ASYNC, page 15-25. IEEE Computer Society, (2010)Efficient synthesis of speed-independent combinational logic circuits.W. Toms, and D. Edwards. ASP-DAC, page 1022-1026. ACM Press, (2005)DiAD - Distributed Acceleration for Datacenter FPGAs.J. Lant, E. Skordalakis, K. Paraskevas, W. Toms, M. Luján, and J. Goodacre. FPL, page 166-173. IEEE, (2023)Redundant Logic Insertion and Latency Reduction in Self-Timed Adders.P. Balasubramanian, D. Edwards, and W. Toms. VLSI Design, (2012)

BibSonomy

Disambiguation of "Toms, William B."

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders.

Please choose a person to relate this publication to

Sabine Toms

Eckart Toms

Bernd Tomschke

Laurie-Ann Tomschütz

Harald Theodor Tomsik

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Toms, William B."

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Redundant Logic Insertion and Latency Reduction in Self-Timed Adders.

Please choose a person to relate this publication to

Sabine Toms

Eckart Toms

Bernd Tomschke

Laurie-Ann Tomschütz

Harald Theodor Tomsik

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Redundant Logic Insertion and Latency Reduction in Self-Timed Adders.