( en | de | ru )

 

Disambiguation of "Jung, In-Seok"

Author of the publication

copydeleteadd this publication to your clipboard
A 10-bit 64MS/s SAR ADC using variable clock period method.

, , and . MWSCAS, page 1144-1147. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

In-Deok Seok

In-Chan Jung

Jung-In Lee

Joon-Weon Seok

In Jong

 

Other publications of authors with the same name

A built-in calibration system to optimize third-order intermodulation performance of RF amplifiers., , , , , and . MWSCAS, page 599-602. IEEE, (2014)A 12-bit 32MS/s SAR ADC using built-in self calibration technique to minimize capacitor mismatch., and . DFT, page 276-280. IEEE Computer Society, (2014)A novel sort error hardened 10T SRAM cells for low voltage operation., , and . MWSCAS, page 714-717. IEEE, (2012)Learning nanotechnology through crossbar-based architecture and Carbon Nanotube(CNT) FETs., , and . MSE, page 60-63. IEEE Computer Society, (2011)A low stand-by power start-up circuit for SMPS PWM controller., and . ACM Great Lakes Symposium on VLSI, page 251-254. ACM, (2012)A novel self-calibration scheme for 12-bit 50MS/s SAR ADC., and . MWSCAS, page 5-8. IEEE, (2014)A built-in calibration system with a reduced FFT engine for linearity optimization of low power LNA., , , , and . DFT, page 222-227. IEEE Computer Society, (2014)A design and integration of Parametric Measurement Unit on to a 600MHz DCL., , , and . ISOCC, page 435-438. IEEE, (2012)A 100MS/s 10-bit Split-SAR ADC with Capacitor Mismatch Compensation Using Built-In Calibration., , and . NATW, page 1-5. IEEE, (2016)A design approach of a Parametric Measurement Unit on to a 600MHz DCL., , , and . ISOCC, page 446-449. IEEE, (2011)